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We demonstrate the basic principles for the direct and flexible implementation of all basic logical operations
utilizing low dimensional chaos. Then we generalize the concept to high dimensional chaotic systems, and
show the parallelism inherent in such systems. As a case study we implement the proposed parallel computing
architecture to obtain parallelized bit-by-bit addition with a two-dimensional chaotic neuronal and a three-
dimensional chaotic laser model.
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A recurring theme of research into chaotic systems over
the last decade has been that chaos provides ‘‘flexibility’’ in
the performance of natural systems and provides such sys-
tems with a rich variety of behaviors that can be utilized for
more versatile performance. In particular, attempts to bridge
dynamics and computations @1–7# present a new direction in
harnessing chaos. For instance, the capability of dynamical
systems to perform the fundamental NOR logic has been suc-
cessfully demonstrated recently @7#, and this indicates the
scope of building general-purpose machines from chaotic
processors.
The motivation for exploring chaos as a candidate for
direct and controlled computing ~as in endeavors such as
DNA @8# and quantum computing @9#! is to find new ways to
exploit physical phenomena that are well understood in the
context of physics to do computations, i.e., to use new con-
cepts of physics to build better computing devices. Our gen-
eral strategy here will be to exploit the determinism of dy-
namics on one hand, and its richness on the other. The
determinism will allow us to ‘‘reverse engineer,’’ so to speak,
and the richness of dynamical patterns will allow flexibility
and versatility in accomplishing all the fundamental opera-
tions.
The basic components of computer architecture today are
the logical AND, OR, NOT, and XOR ~exclusive OR! operations,
from which we can directly obtain basic operations like bit-
by-bit addition and memory @10#. These operations act on
two inputs I1 and I2 ~for AND, OR, and XOR! or one input I
~in case of NOT! and outputs a signal O. The logical opera-
tions are defined by patterns of input-to-output mapping rep-
resented by the truth table in Table I. Now all the above-
mentioned gates can be constructed by combining the NOR
operation proposed in @7#. For example, AND can be realized
by AND~X,Y!5NORNOR~X,Y!, NOR~X,Y! and XOR~X,Y!
5NORNOR~NORX,NOR~X,Y!!, NOR~NORNOR~X,Y!,Y!.
Clearly though, this conversion process is inefficient in com-
parison with direct implementation, considering perhaps
such fundamental operations may be performed a large num-
ber of times. So the direct and flexible implementations of
gates is useful and could prove very cost effective. Our prob-
lem then is to design chaotic elements that yield the appro-1063-651X/2002/65~3!/036216~9!/$20.00 65 0362priate outputs for the different fundamental gates for all pos-
sible sets of inputs.
Towards this aim, in this work we first show the direct
and flexible implementation of all these logical operations
utilizing low dimensional chaos. Then we give details of the
general concept and specific implementation of parallelized
logic using high dimensional chaotic elements.
The organization of this paper is as follows: In Sec. II we
demonstrate the basic principles of obtaining different logic
operations and implement these on one-dimensional chaotic
maps. Section III outlines the generalization to multidimen-
sional chaotic systems and the parallelism inherent in such
systems. Section IV gives a specific implementation using a
two-dimensional chaotic neuronal map and Sec. V utilizes a
three-dimensional chaotic laser model. Finally Sec. VI dis-
cusses and summarizes the results.
II. BASIC LOGIC OPERATIONS WITH A CHAOTIC MAP
Here we will endeavor to obtain clearly defined AND, OR,
NOT, and XOR gate response patterns with a single chaotic
element. These are the necessary and sufficient ingredients of
the most basic components to build a computer. Our tech-
nique is simple and direct, and is targeted at achieving uni-
versal general purpose computing, rather than a narrowly
specialized problem domain.
Consider a single chaotic element whose state is repre-
sented by a value x, as our chaotic chip or chaotic processor.
The state of the element evolves according to some dynami-
cal rule exhibiting chaos. For instance, the updates of the
state of the element from time n to n11 may be well de-
TABLE I. The truth table of the basic logic operations. Column
1 shows AND(I1 ,I2). column 2 shows OR(I1 ,I2), and column 3
shows XOR(I1 ,I2), where the two inputs are I1 and I2 . Column 4
shows the NOT gate, where there is one input, I.
I1 I2 AND OR XOR I NOT
0 0 0 0 0 0 1
0 1 0 1 1 1 0
1 0 0 1 1
1 1 1 1 0©2002 The American Physical Society16-1
SINHA, MUNAKATA, AND DITTO PHYSICAL REVIEW E 65 036216scribed by a map, i.e., xn115 f (xn), where f is a nonlinear
function chosen to obtain chaotic dynamics.
Now this element receives two inputs ~for AND, OR, and
XOR! or one input ~in case of NOT! and outputs a signal. In
our scheme, the inputs to the chaotic elements are denoted by
x in
1
, x in
2
, . . . and the action of the inputs is to stimulate ~kick!
the state of the system as follows:
x→x1x in1 1x in2 1fl ,
where x in
i 50 if I i50 and x in
i 5d.0 if I i51.
The outputs from the chaotic element are obtained by a
simple threshold mechanism. After suitable time if the
evolved state variable f (x) is larger than a prescribed thresh-
old x*, i.e., f (x).x*, the state variable is reset to threshold
value x* emitting the excess amount xout5$ f (x)2x*%. If
the value of the variable is under the critical value x*, i.e.,
f (x)<x*, there is no response from the element and xout
50.
This emitted excess xout encodes the output of the opera-
tion: when xout50 it encodes 0 and when xout;d it encodes
1, where d is a prescribed positive constant @11#. So if the
variable x of the evolved state of the chaotic element is lower
than threshold it yields 0, i.e., O[0. If the variable x has a
value greater than threshold, with the excess amount being
;d, the output has value 1, i.e., O[1 @12#.
Setting the threshold value and initial state of the system
so that it directly gives the desired response ~i.e., outputs the
desired excess xout! constitutes programming the gates.
In our implementation we demand that the input and out-
put have equivalent definitions ~i.e., one unit is the same
quantity for input and output!, as well as among various
logical operations. This requires that constant d assumes the
same value throughout a network, and this will allow the
output of one gate element to easily couple to another gate
element as input, so that gates can be ‘‘wired’’ directly into
gate arrays implementing compounded logic operations.
The number of inputs and outputs for each chaotic ele-
ment depends on the specific operation. Figure 1 depicts the
three types of input/output configurations for a chaotic ele-
ment. The circles in the figures represent chaotic elements.
For example, Fig. 1~a! shows a configuration with two inputs
I1 and I2 , and one output O. This configuration is used for
the Boolean AND, OR, and XOR operations ~see Table I!. Fig-
ure 1~b! has one input I and one output O for the NOT opera-
tion. Figure 1~c! has two inputs I1 ,I2 and two outputs
FIG. 1. Three types of input/output configurations: ~a! logical
AND, OR, and XOR; ~b! logical NOT; ~c! bit-by-bit arithmetic addi-
tion.03621O1 ,O2 , and it is the configuration necessary for bit-by-bit
arithmetic addition ~see Table V in Sec. IV for truth table!.
All the fundamental logic gate operations involve the fol-
lowing steps,
~1! Initialization and external inputs,
x→x01x in1 1x in2 for the AND, OR, and XOR operations, and
x→x01x in for the NOT operation,
where x0 is the initial state of the system, and x in50 when
I50 and x in5d when I51.
~2! Chaotic update, i.e., x→ f (x), where f (x) is a chaotic
function.
~3! Threshold mechanism to obtain output xout is
xout50 if f ~x !<x*, and
xout5$ f ~x !2x*% if f ~x !.x*,
where x* is the threshold. As shown in Table II this is inter-
preted as O50 if xout50 and O51 if xout;d .
In order to obtain the desired input-output response we
need to satisfy the conditions enumerated in Table III for the
different gates. Note that the symmetry of inputs reduces the
four conditions in the truth table of Table I to three distinct
conditions, with rows 2 and 3 of Table I leading to condition
2 in Table III.
For instance, for the AND gate implementation the three
conditions arise as follows: Condition 1 comes from row 1 of
Table I which has I15I250. This implies x in
1 5x in
2 50, and so
the initial state after inputs remains at x0 . After chaotic evo-
lution the state is f (x0). Since the output of an AND gate for
inputs ~0,0! is 0, xout should be 0, i.e., f (x0)<x*.
Condition 2 comes from rows 2 and 3 of Table I, which
has either I1 or I2 to be one. This implies either x in
1 5d and
x in
2 50 or x in
1 50 and x in
2 5d . So the initial state after inputs
now is x01d , and the state after chaotic evolution is f (x0
1d). Since the output of an AND gate for inputs ~1,0! and
~0,1! is 0, xout should again be 0, i.e., f (x0)<x*.
Condition 3 comes from row 4 of Table I, which has I1
5I251. This implies x in
1 5x in
2 5d and so, the initial state
after inputs is x012d . After chaotic evolution one then has
state f (x012d). Since the output of an AND gate for inputs
~1,1! is 1, xout should now be d, i.e., @ f (x012d)2x*#;d .
All the three conditions have to be satisfied simulta-
neously to implement the AND gate, as the mapping from
(x in1 ,x in2 ) to xout must hold for all combinations of (x in1 ,x in2 ).
Conversely, when all three conditions are satisfied,
xout[AND(I1 ,I2) holds. That is, these conditions are neces-
TABLE II. The correspondence between actual input and out-
put, designated as x in and xout , respectively, in the text and their
interpreted values. Here output O50 represents false in a Boolean
operation and 0 in bit-by-bit addition, and O51 represents true in a
Boolean operation, and 1 in bit-by-bit addition.
Interpreted I/O Actual I/O
0 0
1 d6-2
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XOR, and NOT.
Operation AND OR XOR NOT
Condition 1 f (x0)<x* f (x0)<x* f (x0)<x* f (x0)2x*;d
Condition 2 f (x01d)<x* f (x01d)2x*;d f (x01d)2x*;d f (x01d)<x*
Condition 3 f (x012d)2x*;d f (x012d)2x*;d f (x012d)<x*sary and sufficient for implementing AND. Similarly, one can
obtain conditions for OR, XOR, and NOT.
So given a dynamics f (x) corresponding to the physical
device in actual implementation, one must find values of
threshold and initial state satisfying the conditions derived
from the truth table to be implemented.
Here is a numerical example of the basic procedure laid
out above. As a representative chaotic function, we take f (x)
to be the prototypical logistic map: a map known to be of
widespread relevance to physical and biological chaotic phe-
nomena,
f ~x !54x~12x !,
where xP@0,1# . Select the constant d, common to both input
and output and to all logical gates to be 14. The following
Table IV shows the initial x0 and threshold x*, which satisfy
the conditions in Table III. For instance, for AND, selecting
x050 and x*53/4 satisfies the three conditions in Table III
as follows:
f ~x0!5 f ~0 !50<x* ~53/4!,
f ~x01d!5 f ~1/4!50<x* ~53/4!,
f ~x012d!2x*5 f ~1/2!23/45123/451/45d .
Further, bit-by-bit arithmetic addition, the most funda-
mental form of arithmetic operation, is constructed from XOR
and AND gates. Other types of arithmetic operations can then
easily be performed using this basic addition or a similar
operation. For example, addition of larger numbers ~e.g., ad-
dition of two 32-bit numbers! can be carried out by extend-
ing the bit-by-bit operation to a higher number of bits. Sub-
traction can be done as addition of the complemented
numbers. Multiplication can be achieved as repeated addition
or its variations; similarly, division can be done as repeated
subtraction. Further, using logical operations such as AND,
computer memory based on integrated circuits can be con-
structed. Such memory architecture is based on flip flops,
which in turn are built by combining logical gates @10#.
TABLE IV. Numeric example of implementation of the logical
operations AND, OR, XOR, and NOT, with d5 14 .
Operation AND OR XOR NOT
x0 0
1
8
1
4
1
2
x*
3
4
11
16
3
4
3
403621In summary, we have given a direct implementation of all
the basic logic gates using a single chaotic element, by
merely changing the threshold and the initial state @13#. This
feature can be exploited to obtain programmable hardware,
i.e., to obtain different gate arrays, on demand, from the
same set of chaotic processors, exploiting the fact that the
chaotic element can act as different gates by simply changing
the threshold parameter and initial state, which is pro-
grammed information ~or the ‘‘software’’!.
Note that nonlinearity in the processing units is clearly
necessary for various Boolean implementations. The com-
plex relationship between input~s! and output~s! eliminates
the possibility of any linear function mimicking all of the
Boolean operations. Only sufficient richness of dynamical
behavior can ensure the capacity to get all the different ap-
plications from the same processing units. Here we could
readily ‘‘control’’ the chaotic map to yield the dynamical
response necessary for the various desired applications.
Now we will demonstrate how high dimensional chaotic
systems can be exploited for parallel computing, a key infor-
mation processing technology for increasing the effective
speed of computing. We show that a single chaotic dynami-
cal element of dimension N can effectively serve as a parallel
processor of N inputs. We exploit the dimensionality of these
systems and the richness of temporal patterns inherent in
their dynamics to obtain parallelized operations. The space
costs, i.e., the number of processors necessary, need not then
scale up with the number of operations in such systems, thus
effecting reduction of computational effort.
III. GENERALIZATION TO MULTIDIMENSIONAL
SYSTEMS
Most complex physical systems have many degrees of
freedom and are characterized by many dimensions, with the
system’s physical size very often not scaling with this dimen-
sionality of the dynamical system, i.e., typically, the dimen-
sionality of such systems can be very large even if the spa-
tial extent of the device is very small. The evolving state of a
system at any point of time is characterized by many com-
ponents, each described by a dynamical variable. For in-
stance, certain neuronal cells can be realistically described
by 120 variables @14,15#. Our approach now will exploit the
variety of multidimensional dynamical states available in a
single chaotic element to implement parallel computing ~see
Fig. 2!.
The objective here is to obtain N clearly defined logic gate
response patterns from the N components characterizing the
state of an N-dimensional system. This enables us to imple-
ment N operations in parallel with a single N-dimensional6-3
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out having to add more elements @16#. Below we generalize
the approach introduced in Sec. II to multidimensions.
Specifically our processor now is an N-dimensional cha-
otic element, whose state is characterized by x
[(x1 ,x2 ,. . . ,xN). As before, the M inputs I1i ,I2i , . . . ,IMi to the
ith variable of the chaotic element are encoded through val-
ues x in
1 (i),x in2 (i),. . . ,x inM(i). The action of the inputs is to
stimulate ~kick! the state of the system as follows:
xi→xi1x in1 ~ i !1x in2 ~ i !1fl1x inM~ i !
with i51, . . . ,N for the N state variables. As before, x in
k (i)
50 when Ik
i 50 and x in
k (i)5d , when Iki 51.
The outputs from the chaotic element are again obtained
by the simple threshold mechanism. After time t, if the
evolved state variable xi(t) is larger than a prescribed
threshold xi* , i.e., xi(t).xi* , the state variable is reset to
threshold value xi* emitting the excess amount xout
i 5$xi(t)
2xi*%. If the value of the variable is under the critical value
xi* , i.e., xi(t)<xi* , there is no response from the element
and xout
i 50. As before, xout
i 50 encodes 0 and xout
i ;d i en-
codes 1.
Setting the evolution time t, threshold values, and initial
state of the system so that it directly gives the desired re-
sponse ~i.e., outputs the desired excesses xout
1
, xout
2
, . . . ,xout
N !
again constitutes programming the gates. We also demand
that the input and output have equivalent definitions and in-
terpretations i.e., one unit is the same quantity for input and
output. This will allow the output of one gate element to
easily feed into another gate element as input, so that ele-
ments can be coupled into gate arrays implementing com-
pounded logic operations. We now describe two specific
implementations of this parallel computation architecture be-
low.
IV. IMPLEMENTATION OF PARALLEL COMPUTING BY
A TWO-DIMENSIONAL CHAOTIC NEURON MAP
We obtain clearly defined logic gate response patterns, of
two logic gates in parallel, with a single two-dimensional
~2D! chaotic element. Specifically we demonstrate the repre-
sentative example of bit-by-bit arithmetic addition. This in-
FIG. 2. Schematic figure of parallelism achievable through high
dimensional chaotic systems. Note that high dimensionality reflects
the complexity of the dynamics rather than actual physical size.03621volves two logic operations, AND and XOR, for which there
are two inputs, i.e., M52 in the general scenario given
above. We perform these operations in parallel with the two-
dimensional chaotic neuron.
The two inputs to the 2D chaotic processor are denoted by
x in1 (1),x in2 (1) and x in1 (2),x in2 (2) for the two variables x1
and x2 , respectively. Setting the threshold values and initial
state of the system so that it directly gives the desired re-
sponse ~i.e., outputs the desired excesses xout
1 and xout
2 ! con-
stitutes designing the gates.
Bit-by-bit addition operates on two-inputs I1 , I2 and
yields two outputs O1 , O2 , with O1[XOR(I1 ,I2) being the
first ~rightmost! digit of the sum and O2[AND(I1 ,I2) being
the carry of the answer to the next digit ~see Table V!. So the
inputs to the two variables $x1 ,x2% are the same, namely,
I1
15I1
25I1 and I2
15I2
25I2 here.
The actual input, designated as x in
k (i) ~with k51,2 and i
51,2! and the actual output, designated as xout
i (i51,2) will
be interpreted as follows: x in
k (i)50 when Iki 50 and x ink (i)
5d1 when Ik
i 51. Output Oi is 0 when xout
i 50, and Oi is 1
when xout
i ;d i . In our representative example, we will look
for solutions adhering to the stringent conditions d15d2
5d ~but this need not be the case, in general!.
The two-dimensional model for biological neurons we fo-
cus on is given by @17#
x1~n !5$x1~n21 !%2 exp$x2~n21 !2x1~n21 !%1k ,
x2~n !5ax2~n21 !2bx1~n21 !1c . ~1!
This map displays markedly neuronlike dynamics and was
found to agree qualitatively with experiments @18#. Here n is
the discrete time index, variable x1 is related to an instanta-
neous membrane potential of the neuron and the variable x2
is equivalent to a recovery current. The model has four pa-
rameters: a determines the time constant of reactivation, b
the activation dependence of the recovery process, c the
maximum amplitude of the recovery current, and parameter k
can be viewed either as a constant bias or as a time-
dependent external stimulation. The parameters here are cho-
sen so as to keep the dynamics completely chaotic (a
50.89, b50.18, c50.28, k50.03). Now we will employ
three steps to implement our logical operations on the above
system.
Step 1. Initialization of the state of the system to $x10 ,x20%
and addition of external inputs,
x1→x101x in1 ~1 !1x in2 ~1 !,
and likewise,
TABLE V. The truth table of bit-by-bit arithmetic addition.
I1 I2 O1 O2
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 16-4
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Step 2. Chaotic evolution for n time steps, from the initial
state given above, via Eq. ~1!.
Step 3. Threshold mechanism on the two variables to ob-
tain the two outputs, namely, the outputs xout
1
, xout
2 ~encoding
O1 and O2 in Table V! are given by xout
i 50 if xi(n)<xi* ;
xout
i 5$xi(n)2xi*% if xi(n).xi* . If xouti 50 it encodes 0 and
if xout
i ;d i it encodes 1.
Having laid out our three-step procedure, the next step is
to design our system in such a way that it yields the desired
input-to-output mapping defined by Table V, i.e., given a
multidimensional chaotic evolution function, we want to
have the free parameters to be consistent with the above
procedure and also achieve the required mapping.
So for the bit-by-bit addition example, xout
1 should yield
XOR(I1 ,I2) and xout2 should yield AND(I1 ,I2). There are four
rows in Table V corresponding to the four possible combina-
tions of I1 ,I2 . As the I/O relations are symmetric with re-
spect to I1 and I2 we can combine rows 2 and 3 in Table V
into a single case. So we need to consider the following.
Case 1. Both I1 , I2 are 0 ~row 1 in Table V! i.e., the initial
states of the variables x1 and x2 are x1010105x10 and
x2010105x20 , respectively.
Case 2. One of I1 , I2 is 0, the other 1 ~row 2 or 3 in Table
V! i.e., the initial states of the variables x1 and x2 are x10
1d1105x10101d15x101d1 and x201d2105x2010
1d25x201d2 , respectively.
Case 3. Both I1 and I2 are 1 ~row 4 in Table V!, i.e., the
initial states of the variables x1 and x2 are x101d11d1
5x1012d1 and x201d21d25x2012d2 , respectively.
Say variable x1 is implementing the XOR operation and
variable x2 is implementing the AND operation. Then for the
XOR operation, xout
i in step 3 should be 0 for cases 1 and 3.
Consequently we demand that x1(n)<x1* when the initial
state is x10 ~i.e., case 1! and x1012d ~i.e., case 3!. For case 2,
when the initial state is x101d1 , x1(n) should be x1*1d1 , so
that after the thresholding action xout will be d1 , yielding an
output of 1.
For the AND operation, implemented via the x2 variable,
xout
2 in step 3 should be 0 for both cases 1 and 2. So we
demand that x2(n)<x2* when the initial state is x20 ~i.e., case
1! and x201d ~i.e., case 2!. For case 3, when the initial state
is x2012d2 , x2(n) should be x2*1d2 , so that after thresh-
olding xout[d2 , encoding an output of 1.
TABLE VI. Necessary and sufficient conditions to be satisfied
by a 2D chaotic element in order to implement the logical opera-
tions AND and XOR in parallel. Here variable x1 is implementing the
XOR operation and variable x2 is implementing the AND operation.
Initial state XOR AND
x10 ,x20 x1(n)<x1* x2(n)<x2*
x101d1 ,x201d2 x1(n)2x1*;d1 x2(n)<x2*
x1012d1 ,x2012d2 x1(n)<x1* x2(n)2x2*;d203621It is necessary to have all the six conditions described
above to be satisfied simultaneously to implement xout
i
[XOR(I1 ,I2) and xout2 [AND(I1 ,I2) in parallel, since the
mapping from (I1 ,I2) to (xout1 ,xout2 ) must hold for all combi-
nations of (I1 ,I2). Conversely, when these conditions are
satisfied, xout
1 [XOR(I1 ,I2) and xout2 [AND(I1 ,I2) hold. That
is, these conditions are necessary and sufficient for the par-
allel logic operations implementing bit-by-bit arithmetic op-
eration, namely, XOR and AND. Similar considerations for the
other parallel logical operations can be straightforwardly for-
mulated.
A summary of the necessary and sufficient conditions to
be satisfied for the parallelized bit-by-bit addition operation
is given in Table VI. In the representative example discussed
here, we demand d15d25d to be a common positive con-
stant, so that an output from one adder can directly be fed
into another adder as input, as noted earlier.
In this neuronal model, suitable stable solutions satisfying
the necessary and sufficient conditions tabulated in Table VI
can be found in a large region of state space. Out of the
many possible implementations, one should choose those
that give large responses ~i.e., yield large d! and those that lie
inside a wide basin in state space, in order to have enhanced
stability with respect to noise. Further, the evolution times
should be kept short. This enhances both the efficiency of the
operation and keeps errors from blowing up significantly.
Table VII lists a few specific numerical examples. For in-
stance, when the thresholds are set at x1*;0.4 and x2*;1.0,
with d;0.7, after an evolution over ten iterates ~i.e., n510
in Table VI! all the relevant gate responses are obtained par-
allel. Table VIII shows the variation of d under noisy evolu-
tion and imprecise initial condition setting. Clearly the op-
eration is robust with respect to small fluctuations.
More generally, we can have different sets of inputs for
different operations. Let (I11,I21) be the inputs to the first
variable x1 and (I12,I22) be the inputs to the second variable
x2 . Consider the representative example of x1 and x2 imple-
menting the AND operation for two different sets of inputs
simultaneously. If we want the relevant AND logic relations
to hold for all sets of inputs we need the truth table given in
Table IX to hold.
Again we employ the following steps to implement our
logical operations.
Step 1. Initialization of the state of the system to x10 , x20
and addition of external inputs,
x→xi01x in1 ~ i !1x in2 ~ i !,
where x in
k (i) encodes Iki @x ink (i)50 if Iki 50 and x ink (i)5d i if
Ik
i 51#, with k51, 2.
TABLE VII. Inital values x10 ,x20 and thresholds x1* and x2*
yielding the parallel logic operation of XOR and AND, with d;0.7.
Here the chaotic evolution takes place over ten steps, i.e., n510 in
Table VI. Note that n51, . . . ,4 does not yield any suitable solu-
tion.
x10 x20 x1* x2*
1.8 1.7 0.44 1.11
1.4 1.65 0.38 1.076-5
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state given above via Eq. ~1!.
Step 3. Threshold mechanism on the two variables to ob-
tain the two outputs, i.e., the outputs xout
1
, xout
2 ~encoding O1
and O2 in Table IX!. If xi(n)<xi* , then Oi50, and if
xi(n).xi* and xout1 5xi(n)2xi*5d i , then Oi51.
In this representative example of implementing the AND
operation in parallel for two distinct sets of inputs, namely,
O1[AND(I11,I21) and O2[AND(I12,I21), the 16 rows in Table
IX corresponding to the 16 possible combinations for values
of I1
1
, I2
1
, I1
2
, I2
2 must hold true. As before, this reduces to
nine distinct cases, as the I/O relations are symmetric with
respect to exchange of I1
1
, I2
1 and I1
2
, I2
1
, and so we can
combine for instance, rows 5 and 9 in Table IX into one case,
TABLE IX. The truth table for O1[AND(I11,I21) and O2[AND
(I12,I22), where (I11,I21) is the first set of inputs and (I12,I22) the sec-
ond set of inputs.
I1
1 I2
1 I1
2 I2
2 O1 O2
0 0 0 0 0 0
0 0 0 1 0 0
0 0 1 0 0 0
0 0 1 1 0 1
0 1 0 0 0 0
0 1 0 1 0 0
0 1 1 0 0 0
0 1 1 1 0 1
1 0 0 0 0 0
1 0 0 1 0 0
1 0 1 0 0 0
1 0 1 1 0 1
1 1 0 0 1 0
1 1 0 1 1 0
1 1 1 0 1 0
1 1 1 1 1 1
TABLE VIII. Output values obtained for the parallel operations
XOR and AND, under noise, for the representative example of the 2D
neuronal system with inital states and thresholds given by the first
row of Table VII. The strength of noise ~both in the initial states and
in the evolution! is given by h. In the case of output 0 i.e., for input
~1,1! in XOR, input ~0,1! @[~1,0!# in AND, and input ~0,0! in XOR and
AND the x(n) values are well below the threshold. So under small
noise these states still remain below threshold, and one always ob-
tains output 0, as desired. The value of xout;d , encoding 1, is
somewhat more sensitive to noise. Shown in the table are the values
d logic
(I1 ,I2) for a particular ~generic! noise realization, for the cases
yielding an output of 1 namely, for inputs ~0,1! @[~1,0!# in XOR
and input ~1,1! in AND. Clearly they are all within an accuracy of
0.02 @12#.
h dXOR
(0,1) dAND
(1,1)
0 0.7037 0.7035
0.001 0.7065 0.7054
0.01 0.7245 0.721903621rows 6 and 10 in Table IX into one case, etc. A summary of
the conditions to be satisfied in order that the AND operation
be implemented in parallel for any two sets of inputs is given
in Table X.
It is necessary to have all the conditions described above
to be satisfied simultaneously to implement O1[AND(I11,I21)
and O2[AND(I12,I22) in parallel, since the mapping from
(I11,I21,I12,I22) to (O1 ,O2) must hold for all combinations of
I1
1
, I2
1
, I1
2
, I2
2
. Conversely, when these conditions are satis-
fied, O1[AND(I11,I21) and O2[AND(I12,I22) hold for all I11,
I2
1
, I1
2
, I2
2
. That is, these conditions are necessary and suffi-
cient for parallely implementing AND for any two sets of
inputs. Similar considerations for the other parallel logical
operations can be formulated straightforwardly.
Now in this neuronal model, suitable solutions for the
necessary and sufficient conditions tabulated in Tables IX
and X can be found. These exist around x1050.5375, x20
51.0835, x1*50.231, and x2*51.454, with d50.0115 and
n520. Note, however, that the range of solutions is smaller
~and consequently, less robust! than in the previous example
of parallelized bit-by-bit addition, as many more conditions
have to be satisfied simultaneously now than in the previous
case.
In summary, here we have doubled computing speeds, as
a single 2D chaotic element can act as two processors in
parallel, and thus we gain processors without increase in
physical size.
V. PARALLEL LOGIC WITH A CHAOTIC LASER MODEL
Consider a chaotic Lorenz-like system, described by a set
of three coupled ordinary differential equations
x˙15s~x22x1!,
x˙25rx12x22x1x3 ,
x˙35x1x22bx3 . ~2!
It is known that there exists a correspondence between a
coherently pumped far-infrared ~FIR! ammonia laser and the
TABLE X. Necessary and sufficient conditions to be satisfied by
a chaotic element in order to implement the logical operations AND
in parallel on two sets of inputs.
Initial state AND(I11,I21) AND(I12,I22)
x10 ,x20 x1(n)<x1* x2(n)<x2*
x10 ,x201d2 x1(n)<x1* x2(n)<x2*
x10 ,x2012d2 x1(n)<x1* x2(n)2x2*;d2
x101d1 ,x20 x1(n)<x1* x2(n)<x2*
x101d1 ,x201d2 x1(n)<x1* x2(n)<x2*
x101d1 ,x2012d2 x1(n)<x1* x2(n)2x2*;d2
x1012d1 ,x20 x1(n)2x1*;d1 x2(n)<x2*
x1012d1 ,x201d2 x1(n)2x1*;d1 x2(n)<x2*
x1012d1 ,x2012d2 x1(n)2x*;d1 x2(n)5x2*1d26-6
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to the normalized inversion, and the x1 and x2 variables to
normalized amplitudes of the electric field and atomic polar-
izations, respectively. The three parameters for the corre-
sponding FIR NH3 laser model are s52, r515, and b
50.25. These parameter values have been obtained by de-
tailed comparison with experiments @19#. This laser operates
in the megahertz region. We will now use this 3D system to
implement three operations in parallel.
As before, the three variables (x1 ,x2 ,x3) of this system at
various points of time t yield various gate outputs. As a
specific representative illustration, let us implement
OR(I1 ,I2), XOR(I1 ,I2), and AND(I1 ,I2) logic gates in paral-
lel on a pair of inputs (I1 ,I2). Implementation of other logic
gates proceeds in a similar fashion.
In our example the three-dimensional state of the system
at some appropriate time t should encode OR(I1 ,I2),
XOR(I1 ,I2), AND(I1 ,I2), i.e., x1(t) should encode
OR(I1 ,I2), x2(t) should encode XOR(I1 ,I2), and x3(t)
should encode AND(I1 ,I2). We thus have to implement the
input-output relations tabulated in Table XI. Since we seek
the parallel implementation of OR, XOR, and AND on a com-
mon set of inputs (I1 ,I2) here, we have Ik15Ik25Ik35Ik , with
k51,2. As in the 2D case, we again employ three steps to
implement our logical operations.
Step 1. Initialization of the state of the system to x10 ,x20 ,
x30 and addition of external inputs,
x→xi01x in1 1x in2
for variables i51,2,3. Here x in
1 encodes input I1 and x in
2 en-
codes input I2 . As earlier, Ik50 corresponds to x in
k 50 and
Ik51 corresponds to x in
k 5d .
Step 2. Chaotic evolution for time t, from the initial state
given above, via Eq. ~2!.
TABLE XI. Truth table of the output values, the x1 , x2 , and x3
variables must encode in order to yield the logic responses of O1
[OR(I1 ,I2), O2[XOR(I1 ,I2), and O3[AND(I1 ,I2), respectively.
The outputs to the four possible input combinations of I1 and I2 are
shown.
I1 ,I2 O1 O2 O3
0,0 0 0 0
0,1 1 1 0
1,0 1 1 0
1,1 1 0 103621Step 3. Threshold mechanism on the three variables at
time t to obtain the three outputs, i.e., the outputs xout
1
, xout
2
,
xout
3 ~encoding O1 , O2 , and O3 , as in Table XI!. If the ith
variable xi(t)<xi* , then the ith output Oi[0, and if xi(t)
.xi* and xout
i 5$xi(t)2xi*%;d i , then Oi[1.
In this system, a large range of initial states and threshold
values satisfy the conditions of Table XII yielding the OR,
XOR, and AND operations in parallel. For instance, two spe-
cific numerical examples are shown in Table XIII. Again we
consider a common value of d15d25d35d for ease of con-
catenation of dynamical gates. Note that a continuous band
of solutions exist between the two solutions shown in Table
XIII, all giving the relevant gate responses in parallel, with
the same d encoding the three outputs. Typically these solu-
tions are robust under fluctuations in the dynamics, initial
states, and threshold settings. Also note that the t here is as
low as one-tenths of the typical periodicity of the system,
and so the operation is fast. Further, the short evolution times
and large values of d help to keep the operations robust ~as in
the 2D example!. Table XIV displays the output from a typi-
cal noisy evolution of the elements. Clearly the output is
always well within acceptable tolerance.
It is then conceivable that choosing faster chaotic dynam-
ics, such as ultrafast optical components operating in the
gigahertz regime, will enhance computational speeds beyond
those currently available. For instance, in principle, using
semiconductor lasers or fiber lasers yielding chaotic
subnanosecond/subpicosecond pulses @20#, one could per-
haps reach speeds of 1010 logic operations per second.
VI. DISCUSSION
Our aim was to construct general multipurpose program-
mable hardware out of chaotic elements. Further, we aimed
to increase computational speeds through the exploitation of
parallel computing architectures that utilize the many dy-
namical states available to chaotic systems. The direct and
flexible parallel implementation of the functions proposed
TABLE XIII. Values of initial state: x10 ,x20 ,x30 and thresholds
x1* ,x2* ,x3* for the three variables x1 ,x2 ,x3 , respectively, yielding
the parallel logic operations of OR, XOR, and AND, with d51.0. Here
the chaotic evolution takes place over t50.5.
x10 x20 x30 x1* x2* x3*
21.9 8.3 29.5 8.4 16.0 32.3
21.8 7.9 210.0 8.5 16.4 32.6TABLE XII. Necessary and sufficient conditions to be satisfied by a 3D chaotic laser in order to imple-
ment the logical operations OR, XOR, and AND in parallel. Here variable x1 is implementing the OR operation,
variable x2 is implementing the XOR operation, and variable x3 is implementing the AND operation.
Initial state OR XOR AND
x10 ,x20 ,x30 x1(t)<x1* x2(t)<x2* x3(t)<x3*
x101d1 ,x201d2 ,x301d3 x1(t)2x1*;d1 x2(t)2x2*;d2 x3(t)<x3*
x1012d1 ,x2012d2 ,x3012d3 x1(t)2x1*;d1 x2(t)<x2* x3(t)2x3*;d36-7
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ents of a computing system, for instance, serving flexibly as
the basis for bit-by-bit arithmetic addition, and as a basic
component of computer memory. With these fundamental in-
gredients in hand it is conceivable to build simple, fast, cost
effective, and general-purpose computing devices, which are
more flexible than wired hardware.
It is illuminating to contrast our use of chaotic elements
with the possible use of periodic elements on one hand, and
random elements on the other. It is not possible to extract all
the different logic responses from the same element in case
of periodic components, as the temporal patterns are inher-
ently very limited. So, periodic elements do not offer much
flexibility or versatility. Random elements on the other hand
have many different temporal sequences. But they are not
deterministic and so one cannot use them to design compo-
nents. Only chaotic dynamics enjoys both richness of tempo-
ral behavior as well as determinism. Here we have shown
how one can select out temporal responses corresponding to
different logic gate patterns from such dynamics, and this
ability allows us to construct programmable gates @21#.
The basic idea here is not to expend effort and energy
trying to eliminate the complicated inherent dynamics, but to
exploit it instead. The intrinsic dynamics of our components
TABLE XIV. Output values obtained for the parallel operations
OR, XOR, and AND, under noise, for the representative example of
the laser system with initial states and thresholds given by the first
row of Table XIII. The strength of noise ~both in the initial states
and in the evolution! is given by h. In the case of output 0 i.e., for
input ~1,1! in XOR, input ~0,1! @[~1,0!# in AND, and input ~0,0! in
OR, XOR, and AND the x(t) values are well below the threshold. So,
under small noise these states still remain below threshold, and one
always obtains output 0, as desired. The value of xout;d , encoding
1, is somewhat more sensitive to noise. Shown in the table are the
values d logic
(I1 ,I2)
, for a particular ~generic! noise realization, for the
cases yielding an output of 1 namely, for input ~0,1! @[~1,0!# in
XOR and OR, and for input ~1,1! in OR and AND. Clearly they are all
within an accuracy of 0.05 around d51.0 @12#.
h dOR
(0,1) dXOR
(0,1) dOR
(1,1) dAND
(1,1)
0 0.999 1.019 0.984 0.996
0.001 1.002 1.007 0.985 0.998
0.01 1.007 0.961 0.975 0.97303621then need not be forced into unnatural patterns such as
transistor-transistor logic pulses but are allowed to operate
with their natural dynamics to perform operations. This
makes for possibly more robust system behavior.
In some sense the knowledge of the dynamics has allowed
us to reverse engineer and obtain what must be done in order
to select out the temporal patterns emulating the different
gates. The proposed methods ~which constitute a nonfeed-
back control, utilized as a programming scheme! once de-
signed, need no further run-time effort. For instance, here the
same element can be made to operate as different gates by
simply choosing a suitable threshold, which is made avail-
able as a look-up table. The thresholding does not change the
natural dynamics but operates as a resetting of the state of
the system.
It is not appropriate at this incipient stage to debate the
optimality of computing with chaos. The interesting infer-
ence one can draw at this point is the feasibility of chaos as
a candidate for direct and controlled computing and its evi-
dent potential. This is quite like the situation in the more
‘‘mature’’ fields of DNA @8# and quantum computing @9#
where too its still not clear whether these computing sys-
tems, first presented as alternate computing paradigms, can
perform better than digital computers ~although they hold
great promise! @22#. In contrast to the DNA and quantum
paradigms, which are geared to handle specific problems
suited specially to themselves, we are aiming at a general-
purpose machine. Further, chaos computing has an advantage
~unlike, say DNA computing, which is limited by slow bio-
logical processes! in that here one is quite free to design and
exploit ~almost! any fast dynamical system. So we can
choose from a wide variety of chaotic systems, ranging from
fast electronic circuits to fast lasers, and this will have direct
relevance for the operational speeds attainable in experimen-
tal realizations @23#.
In summary, we have demonstrated the basic principles
for the direct and flexible implementation of all basic logical
operations utilizing low dimensional chaos. Then we gener-
alized the concept to high dimensional chaotic systems and
demonstrated the parallelism inherent in such systems. The
power of the scheme is evident when one notes that even a
two-dimensional system, when utilized in the manner indi-
cated here, doubles computational speeds. It is conceivable
then that such architectures may serve as flexible ingredients
of a fast and cost effective general-purpose computing de-
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